

CLC412

Dual Wideband Video Op Amp

General Description

The CLC412 combines a high speed complementary bipolar process with National's current feedback topology to produce a very high speed dual op amp. The CLC412 provides a 250MHz small signal bandwidth at a gain of +2V/V and a 1300V/µs slew rate while consuming only 50mW per amplifier from ±5V supplies.

The CLC412 offers exceptional video performance with its 0.02% and 0.02° differential gain and phase errors for NTSC and PAL video signals while driving one back terminated 75 Ω load. The CLC412 also offers a flat gain response of 0.1dB to 30MHz and very low channel-to-channel crosstalk of –76dB at 10MHz. Additionally, each amplifier can deliver a 70mA continuous output current. This level of performance makes the CLC412 an ideal dual op amp for high density broadcast quality video systems.

The CLC412's two very well matched amplifiers support a number of applications such as differential line drivers and receivers. In addition, the CLC412 is well suited for Sallen Key active filters in applications such as anti-aliasing filters for high speed A/D converters. Its small 8-pin SOIC package, low power requirement, low noise and distortion allow the CLC412 to serve portable RF applications such as IQ channels.

Enhanced Solutions (Military/Aerospace)

SMD Number: 5962-94719

Space level versions also available.

For more information, visit http://www.national.com/mil


Features

- Wide bandwidth: 330MHz ($A_V = +1$); 250MHz ($A_V = +2$)
- 0.1dB gain flatness to 30MHz
- Low power: 5mA/channel
- Very low diff. gain, phase: 0.02%, 0.02°
 -76dB channel-to-channel crosstalk (10MHz)
- Fast slew rate: 1300V/µs
- Unity gain stable


Applications

- HDTV, NTSC & PAL video systems
- Video switching and distribution
- IQ amplifiers
- Wideband active filters
- Cable drivers
- DC coupled single-to-differential conversions


Channel-to-Channel Crosstalk



Connection Diagram



Typical Application



Sallen-Key Low-Pass Filter

Ordering Information

Package	Temperature Range Industrial	Part Number	Package Marking	NSC Drawing
8-pin plastic DIP	-40°C to +85°C	CLC412AJP	CLC412AJP	N08E
8-pin plastic SOIC	-40°C to +85°C	CLC412AJE	CLC412AJE	M08A

1000V

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 V_{CC} ±7V

 I_{OUT}

Short Circuit protected to ground, however maximum reliability is

obtained if I_{OUT}

does not exceed.. 125mA

Common-Mode Input Voltage $\pm V_{CC}$ Maximum Junction Temperature $+150^{\circ}C$ Operating Temperature Range $-40^{\circ}C$ to $+85^{\circ}C$

Storage Temperature Range -65°C to +150°C
Lead Temperature (Soldering 10 +300°C
sec)

Operating Ratings

ESD (Human Body Model)

Thermal Resistance

 $\begin{array}{lll} \mbox{Package} & (\theta_{\mbox{\scriptsize JC}}) & (\theta_{\mbox{\scriptsize JA}}) \\ \mbox{MDIP} & 70^{\circ}\mbox{C/W} & 125^{\circ}\mbox{C/W} \\ \mbox{SOIC} & 65^{\circ}\mbox{C/W} & 145^{\circ}\mbox{C/W} \end{array}$

Electrical Characteristics

(A_V = +2, R_f = 634 Ω , V_{CC} = ±5 V, R_L = 100 Ω ; Unless Specified).

Symbol	Parameter	Conditions	Тур	Min/Max Ratings (Note 2)		Units	
Ambient T	emperature	CLC412AJ	+25°C	-40°C	+25°C	+85°C	
Frequenc	y Domain Response		1	I			
SSBW	-3dB Bandwidth	$V_{OUT} < 0.5V_{PP}$	250	150	175	135	MHz
LSBW	1	$V_{OUT} < 4.0V_{PP}$	105	80	80	65	MHz
	Gain Flatness	$V_{OUT} < 0.5V_{PP}$					
GFP	Peaking	DC to 30MHz	0.1	0.1	0.1	0.2	dB
GFR	Rolloff	DC to 30MHz	0.1	0.4	0.3	0.3	dB
LPD	Linear Phase Deviation	DC to 75MHz	0.5	1.3	1.0	1.0	deg
DG	Differential Gain	$R_L = 150\Omega, 4.43MHz$	0.02	0.04	0.04	0.08	%
DP	Differential Phase	$R_L = 150\Omega, 4.43MHz$	0.02	0.04	0.04	0.08	deg
Time Don	nain Response		•				
TRS	Rise and Fall Time	0.5V Step	1.4	2.3	2.0	2.6	ns
TRL		4V Step	3.2	4.4	4.4	4.8	ns
TSS	Settling Time to 0.05%	2V Step	12	18	18	20	ns
OS	Overshoot	0.5V Step	8	15	15	15	%
SR	Slew Rate	2V Step	1300	1000	1000	800	V/µs
Distortion	And Noise Response		•	•		•	
HD2	2nd Harmonic Distortion	2V _{PP} , 20MHz	-46	-42	-42	-38	dBc
HD3	3rd Harmonic Distortion	2V _{PP} , 20MHz	-50	-46	-46	-42	dBc
IMD	3rd Order Intermodulation Intercept	10MHz	43	_	-	_	dBm _{1Hz}
	Equivalent Input Noise						
VN	Non-Inverting Voltage	>1MHz	3.0	3.4	3.4	3.8	nV/ √Hz
NICN	Inverting Current	>1MHz	12.0	13.9	13.9	15.5	pA/ √Hz
ICN	Non-Inverting Current	>1MHz	2.0	2.6	2.6	3.0	pA/ √Hz
SNF	Noise Floor	>1MHz	-157	-156	-156	-155	dBm _{1Hz}
XTLKA	Crosstalk Input Referred	10MHz	-76	-70	-70	-70	dB
Static, DO	Performance						
VIO	Output Offset Voltage (Note 3)		±2	±10	±6	±12	mV
DVIO	Average Drift		±30	±60	-	±60	μV/°C
IBN	Input Bias Current (Note 3)	Non-Inverting	±5	±28	±12	±12	μA
DIBN	Average Drift		±30	±187	-	±90	nA/°C
IBI	Input Bias Current (Note 3)	Inverting	±3	±34	±15	±20	μA
DIBI	Average Drift		±20	±125	-	±80	nA/°C

Electrical Characteristics (Continued)

(A_V = +2, R_f = 634 Ω , V_{CC} = ±5 V, R_L = 100 Ω ; Unless Specified).

Symbol	Parameter	Conditions	Тур	Min/Max Ratings (Note 2)			Units	
PSRR	Power Supply Rejection Ratio	DC	50	46	46	44	dB	
CMRR	Common Mode Rejection Ratio	DC	50	45	45	43	dB	
ICC	Supply Current (Note 3)	R _L = ∞	10.2	13.6	12.8	12.8	mA	
Miscellan	Miscellaneous Performance							
RIN	Input Resistance	Non-Inverting	1000	300	500	500	kΩ	
CIN	Input Capacitance	Non-Inverting	1.0	2.0	2.0	2.0	pF	
ROUT	Output Resistance	Closed Loop	0.04	0.6	0.3	0.2	Ω	
VO	Output Voltage Range	R _L = ∞	+3.8, -3.3	+3.6, -2.9	+3.7, -3.0	+3.7, -3.0	V	
VOL		$R_L = 100\Omega$	+3.1, -2.9	+2.0, -2.5	±2.7	±2.7	V	
VOLC		$R_{L} = 100\Omega \ (0^{\circ} \text{ to } 70^{\circ}\text{C})$			+2.5, -2.6		V	
CMIR	Input Voltage Range	Common Mode	±2.2	±1.4	±2.0	±2.0	V	
Ю	Output Current		70	25	45	45	mA	


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

Note 2: Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.


Note 3: AJ-level: spec. is 100% tested at +25°C.

Typical Performance Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = \pm 5V$, $A_V = \pm 2V/V$, $R_f = 634\Omega$, $R_L = 100\Omega$, Unless Specified).






Inverting Frequency Response





Typical Performance Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = \pm 5V$, $A_V = \pm 2V/V$, $R_f = 634\Omega$, $R_L = 100\Omega$, Unless Specified). (Continued)



Small Signal Channel Matching V₀ = 0.5 V_{PP} Gain Channel A O Channel A O Channel B O 135 -180 O 300


Gain Flatness for Various Gains






01272108


Frequency (30 MHz/div)



Pulse Response



Pulse Crosstalk




Time (5 ns/div)

01272112

Typical Performance Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = \pm 5V$, $A_V = \pm 2V/V$, $R_f = 634\Omega$, $R_L = 100\Omega$, Unless Specified). (Continued)

Phase Linearity $A_{V} = 0.5V_{PP}$ $A_{V} = 10.5V_{PP}$ A_{V



Short-Term Settling Time

0.2

0.15

0.05


0.05


-0.1


-0.15

0 100

Time (10 ns/div)








$\textbf{Typical Performance Characteristics} \quad (T_A = 25^{\circ}C, \ V_{CC} = \pm 5V, \ A_V = \pm 2V/V, \ R_f = 634\Omega, \ R_L = 100\Omega, \ R_{CC} = 100\Omega, \ R_{$


Unless Specified). (Continued)

-3dB Bandwidth vs. Output Voltage




01272119

Typical DC Errors Mismatch vs. Temp




01272121

Equivalent Input Noise




Typical DC Errors vs. Temperature




01272120

Open-Loop Transimpedance, Z(s)



01272122


Total Input-Referred Noise vs. Gain




01272124


7


$\textbf{Typical Performance Characteristics} \quad (T_A = 25^{\circ}C, \ V_{CC} = \pm 5V, \ A_V = \pm 2V/V, \ R_f = 634\Omega, \ R_L = 100\Omega, \ R_{CC} = 100\Omega, \ R_{$ Unless Specified). (Continued)







2nd Harmonic Distortion









Group Delay Variation



2nd Harmonic Distortion vs. P_{OUT}




3rd Harmonic Distortion




Typical Performance Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = \pm 5V$, $A_V = \pm 2V/V$, $R_f = 634\Omega$, $R_L = 100\Omega$, Unless Specified). (Continued)


01272131




3rd Harmonic Distortion vs. P_{OUT}



2-Tone, 3rd Order Intermod Intercept



-3dB Bandwidth Variation Over Process



Application Division




FIGURE 1.




FIGURE 2.


Application Introduction

Offered in an 8-pin package for reduced space and cost, the wideband CLC412 dual current-feedback op amp provides closely matched DC & AC electrical performance characteristics making the part an ideal choice for wideband signal processing. Applications such as broadcast quality video systems, IQ amplifiers, filter blocks, high speed peak detectors, integrators and transimpedance amplifiers will all find superior performance in the CLC412 dual op amp.

Feedback Resistor Selection

The loop gain and frequency response for a current-feedback operational amplifier is determined largely by the feedback resistor, $R_{\rm f}.$ The Electrical Characteristics and Typical Performance plots specify an $R_{\rm f}$ of $634\Omega,$ a gain of +2V/V and operation with ±5V power supplies (unless otherwise stated). Generally, lowering $R_{\rm f}$ from its recommended value will peak the frequency response and extend the bandwidth while increasing its value will roll off the response. Reducing the value of $R_{\rm f}$ too far below its recommended value will cause overshoot, ringing and eventually oscillation.






01272136


The plot above labeled "Frequency Response vs. R_f " shows the CLC412's frequency and phase response as R_f is varied while the gain remains constant at +2V/V (R_L = 100 Ω). This plot shows that one particular value of R_f will optimize the frequency and phase response at the specified gain setting, i.e. 634 Ω at a gain of +2V/V. Current-feedback op amps, unlike voltage-feedback op amps, have a direct relationship between their frequency and phase response to the value of the feedback resistor, R_f . For more information see Application Note OA-13 which describes the relationship between R_f and closed-loop frequency response.

When configuring the CLC412 for other inverting or non-inverting gains, it is necessary to adjust the value of the feedback resistor in order to optimize the device's frequency and phase response. The two plots below provide the means of selecting the recommended feedback resistor value for both inverting and non-inverting gain selections.

R_f vs. Non-Inverting Gain (AJE & AJP)



R_f vs. Inverting Gain (AJE & AJP)



01272139

Both plots show the value of $R_{\rm f}$ approaching a non-zero minimum (dashed line) at high gains, which is characteristic of current-feedback op amps, while the linear portion of the two (solid) curves (i.e., -5 > A_V > +6) results from the limitation placed on R_g (i.e., $R_g \geq 50\Omega$). This limitation is due to the desire to keep R_g greater in value than that of the inverting input resistance. Therefore, the resulting small-signal bandwidth curves, labeled "BW", correspond to the two (solid) " R_f " curves. These results may deviate from that produced by the analysis of OA-13 since these plots were produced from an actual board layout that included parasitic capacitances not accounted for by the analysis of OA-13. It should be noted that a non-inverting gain of +1V/V requires an $R_f = 1 k\Omega$ and the output voltage used for both plots is $2V_{\rm PP}$.

In order to bandlimit the CLC412 at any particular gain setting, a larger value of R_f (than previously recommended in the plots above) is needed. Following the analysis in OA-13, we find the CLC412's "optimum feedback transimpedance", Z_t^* , below.

$$Z_t^* = R_f + R_{IN} \left[1 + \frac{R_f}{R_g} \right]$$

$$= 634 + 60 \left[1 + \frac{634}{634} \right]$$

= 754Ω

20log (754) = 57.5dB

The "optimum feedback transimpedance" is unique for each current-feedback op amp and determines the recommended value of R_f for a particular gain setting. Drawing a horizontal line on the "Open-loop Transimpedance, Z(s)" plot from 57.5dB (on the left vertical axis), we find the intersection with the transimpedance magnitude trace occurs at a frequency of 180MHz. This frequency is only an approximation of the CLC412's small-signal bandwidth. From this intersection, one can see that an increase in Z_t will produce a new intersection occurring at a lower frequency. This is the process to follow when bandlimiting. Once the target small-signal bandwidth is determined, the new value of Z_t is picked off the graph at the point where this frequency and the transimpedance magnitude trace intersect. One can then

back track to figure the value of the feedback resistor, $R_f = Z_t - R_{\rm in}$ (1 + R_f/R_g). This new value of R_f will produce the desired frequency roll-off.

Circuit Layout

With all high frequency devices, board layouts with stray capacitances have a strong influence over AC performance. The CLC412 is no exception and its input and output pins are particularly sensitive to the coupling of parasitic capacitances (to AC ground) arising from traces or pads placed too closely (<0.1") to power or ground planes. In some cases, due to the frequency response peaking caused by these parasitics, a small adjustment of the feedback resistor value will serve to compensate the frequency response. Also, it is very important to keep the parasitic capacitance across the feedback resistor to an absolute minimum.


The performance plots in the data sheet can be reproduced using the evaluation boards available from National. There are two types of boards; the DIP (#730038) and SOIC (#730036). The #730036 board uses all SMT parts for the evaluation of the CLC412 in its surface mount package. Either of these layouts can assist the designer in obtaining the desired performance. In addition, the boards can serve as an example layout for the final production printed circuit board.

Care must also be taken with the CLC412's layout in order to achieve the best circuit performance, particularly channel-to-channel isolation. The decoupling capacitors (both tantalum and ceramic) must be chosen with good high frequency characteristics to decouple the power supplies and the physical placement of the CLC412's external components is critical. Grouping each amplifier's external components with their own ground connection and separating them from the external components of the opposing channel with the maximum possible distance is recommended. The input ($R_{\rm in}$) and gain setting resistors ($R_{\rm f}$) are the most critical. It is also recommended that the ceramic decoupling capacitor (0.1 μ F chip or radial-leaded with low ESR) should be placed as closely to the power pins as possible.

Package Parasitics

In addition to the parasitic capacitances arising from the board layout, each of the CLC412's packages has its own characteristic set of parasitic capacitances and inductances causing frequency response variation from package to package as shown in the plot below labeled "Frequency Response vs. Package Type". Due to its much smaller size, the CLC412AJE (8-pin SOIC) shows the least amount of peaking.

Frequency Response vs. Package Type



Matching Performance

With proper board layout, the AC performance match between the two CLC412's amplifiers can be tightly controlled as shown in Typical Performance plot labeled "Small-Signal Channel Matching".





FIGURE 3.

The measurements were performed with SMT components using the recommended value of feedback resistor of 634Ω at a gain of +2V/V. The pulse response plot labeled "Pulse Matching" found below shows the group delay matching between amplifiers of the CLC412. The circuit topology is described in *Figure 3*.

Large Signal Pulse Response



The CLC412's amplifiers, built on the same die, provide the advantage of having tightly matched DC characteristics. The typical DC matching specifications of the CLC412 are:

 $\Delta Vio = \pm 0.60$ mV, $\Delta Ibn = \pm 0.25$ μ A, $\Delta Ibi = \pm 1.5$ μ A.

Slew Rate and Settling Time

One of the advantages of current-feedback topology is an inherently high slew rate which produces a wider full power bandwidth. The CLC412 has a typical slew rate of 1300V/ μ s. The required slew rate for a design can be calculated by the following equation: SR = $2\pi f V_{pk}$.

Careful attention to parasitic capacitances is critical to achieving the best settling time performance. The CLC412 has a typical short term settling time of 0.05% of 12ns for a

2V step. Also, the amplifier is virtually free of any long term thermal tail effects at low gains as shown in the Typical Performance plot labeled "Long Term Settling Time."

When measuring settling time, a solid ground plane should be used in order to reduce ground inductance which can cause common-ground-impedance coupling. Power supply and ground trace parasitic capacitances and the load capacitance will also affect settling time.

Placing a series resistor (R_s) at the output pin is recommended for optimal settling time performance when driving a capacitive load. The Typical Performance plot labeled " R_s and Settling Time vs. Capacitive Load" provides a means for selecting a value of R_s for a given capacitive load. The plot also shows the resulting settling time to 0.05% and 0.01%.

DC & Noise Performance

A current-feedback amplifier's input stage does not have equal nor correlated bias currents, therefore they cannot be canceled and each contributes to the total DC offset voltage at the output by the following equation:

$$V_{OFFSET} = \pm \left[I_{BN} \times R_{S} \left[1 + \frac{R_{f}}{R_{g}}\right] + V_{IO} \left[1 + \frac{R_{f}}{R_{g}}\right] + I_{BI} \times R_{f}\right]$$

The input resistor $R_{\rm in}$ is the resistance looking from the non-inverting input back toward the source. For inverting DC-offset calculations, the source resistance seen by the input resistor $R_{\rm g}$ must be included in the output offset calculation as a part of the non-inverting gain equation. Application note OA-7 gives several circuits for DC offset correction. The noise currents for the inverting and non-inverting inputs are graphed in the Typical Performance plot labeled "Equivalent Input Noise". A more complete discussion of amplifier input-referred noise and external resistor noise contribution can be found in OA-12.

Differential Gain & Phase

The CLC412 can drive multiple video loads with very low differential gain and phase errors. The Typical Performance plots labeled "Differential Gain vs. Frequency" and "Differential Phase vs. Frequency" show performance for loads from 1 to 4. The Electrical Characteristics table also specifies guaranteed performance for one 150 Ω load at 4.43MHz. For NTSC video, the guaranteed performance specifications also apply. Application note OA-08, "Differential Gain and Phase for Composite Video Systems", describes in detail the techniques used to measure differential gain and phase.

I/O Voltage & Output Current

The usable common-mode input voltage range (CMIR) of the CLC412 specified in the Electrical Characteristics table of the data sheet shows a range of ±2.2 volts. Exceeding this range will cause the input stage to saturate and clip the output signal.

The output voltage range is determined by the load resistor and the choice of power supplies. With ± 5 volts the class A/B output driver will typically drive +3.1/-2.7 volts into a load resistance of $100\Omega.$ Increasing the supply voltages will change the common-mode input and output voltage swings while at the same time increase the internal junction temperature. The output voltage for different load resistors can be determined from the data sheet plots labeled "Frequency Response vs. Load (R_L) " and "Maximum Output Swing vs. Frequency".

Applications Circuits

Single-to-Differential Line Driver

The CLC412's well matched AC channel-response allows a single-ended input to be transformed to highly matched push-pull driver. From a 1V single-ended input the circuit of Figure 4 produces 1V differential signal between the two outputs. For larger signals the input voltage divider ($R_1 = 2R_2$) is necessary to limit the input voltage on channel 2. To achieve the same performance when driving a matched load, see Figure 3




FIGURE 4.

Differential Line Receiver. Figure 5 and Figure 6 show two different implementations of an instrumentation amplifier which convert differential signals to single-ended. Figure 6 allows CMRR adjustment through R₂.




FIGURE 5.




FIGURE 6.

High Speed Instrumentation Amplifier

For applications requiring higher CMRR the composite circuit of Figure 7 uses the two amplifiers of the CLC412 to create balanced inputs for the CLC420 voltage-feedback op amp. The DC CMRR can be fine tuned through the adjustment of $R_{\rm b}.$ Further improvement of CMRR over frequency can be achieved through the placement of an RC network between the outputs (A and B) of the two amplifiers of the CLC412.




FIGURE 7.

Non-Inverting Current-Feedback Integrator

The circuit of *Figure 8* achieves its high speed integration by placing one of the CLC412's amplifiers in the feedback loop of the second amplifier configured as shown.




FIGURE 8.

Low Noise Wide-Bandwidth Transimpedance Amplifier

Figure 9 implements a low noise transimpedance amplifier using both channels of the CLC412. This circuit takes advantage of the lower input bias current noise of the non-inverting input and achieves negative feedback through the second CLC412 channel. The output voltage is set by the value of $R_{\rm f}$ while frequency compensation is achieved through the adjustment of $R_{\rm T}$.




FIGURE 9.

Buffered 2nd-Order Sallen-Key Low-Pass Filter

Figure 10 shows one implementation of a 2nd order Sallen-Key low pass filter buffered by one of the CLC412's channels. The CLC412 enables greater precision since it provides the advantage of very low output impedance and very linear phase throughout the pass band.







FIGURE 10.


Physical Dimensions inches (millimeters) unless otherwise noted







8-Pin SOIC NS Package Number M08A




8-Pin MDIP **NS Package Number N08E**

Notes

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



Email: support@nsc.com

www.national.com

National Semiconductor Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: ap.support@nsc.com

National Semiconductor Tel: 81-3-5639-7560 Fax: 81-3-5639-7507